Abstract
Introduction
There has been a long debate in the real-time and embedded systems communities concerning the advantages and disadvantages of different scheduling approaches [l, 7,9, 211. Static cyclic scheduling (SCS) has the advantage of predictability and testability [9] . However, such static approaches lack theflexibility offered by event-driven approaches such as f i e d priority scheduling (FPS) and earliest deadlinefirst (EDF). EDF is optimal on single processor systems, and in general leads to a high, and thus efficient, resource utilization [7] .
In addition, advances in the area of priority-based preemptive scheduling show that predictable applications with hard real-time guarantees can also be handled with FPS and EDF strategies [l, 181.
An interesting comparison of scheduling approaches, from a more industrial, in particular automotive perspective, can be found in [12] . Their conclusion is that one has to choose the right scheduling approach depending on the particularities of the scheduled processes. This means not only that there is no single "kst" approach to be. used, but also that inside a certain application several scheduling approaches should be used together. When several scheduling policies share a resource, they can be organized in a hierarchy, where ahigher level scheduler controls the activation of a lower level scheduler [lo] .
The same is true for the communication infrastructure. A survey and comparison of communication protocols for safety-critical embedded systems is available in [17] . On one hand, there are protocols that schedule the messages statically, at predetermined moments in time, for example, the Time-Triggered Protocol (TIT) [9] . On the other hand, there are communication protocols where message scheduling is performed dynamically, in response to an event, such as Controller Area Network (CAN) [3] . However, there is also a hybrid type of communication protocols, such as the one suggested in [14] . A mixed protocol (FlexRay) has been proposed by a consortium, to be used in automotive applications [6] , allowing the sharing of the bus by event-driven and timedriven messages. In [5] , the authors describe the "Universal Communication Model" (UCM), a framework for modelling at a high level of abstraction the communication infrastructure in automotive applications.
There is a large quantity of research [2, 18] related to scheduling and schedulability analysis, but few approaches have been proposed that can systematically handle heterogeneous scheduling policies on distributed systems. Some researchers have shown how two distinct scheduling policies can be. combined in a system. Tindell provides an analysis for FPS processes communicating over a time-division multiple access (TDMA) bus [19] . When several scheduling policies are used together, they can also share the same resource. Our previous research has shown how SCS and FPS can be analyzed together in a system [16] . GonzalBz Harbour has recently shown how FPS and EDF can be analyzed together when sharing the same processor [13] .
Although analysis approaches exist for many protocols [17] , few of them can handle hybrid protocols. Almeida has analyzed event-and time-driven traffic in FIT-CAN [ 141. Our previous research has provided an analysis and optimization for the UCM [ 161.
In this paper, we are interested in the analysis and optimization of distributed embedded systems where several scheduling policies can be used for tasks and messages. Hence, in this paper we support combinations of SCS, FPS and EDF scheduling policies on the same node or on different nodes. Our focus in this paper is on design optimization problems characteristic to such systems. Our algorithms derive optimized implementations such that the timing constraints of the final implementation are guaranteed.
First, we have extended our previous analysis approach [I61 to handle hierarchically scheduled systems. We have proposed a holistic scheduling algorithm that builds the SCS tables and determines the FPS priorities, and provides a global analysis of the.system. Once we can evaluate the schedulability of an implementation, we have developed an optimization approach to the assignment of scheduling 01 icies. to tasks and the mapp~ng of tasks to the hardware nodes ofpth, architecture. This paper is organized in several sections. The next two sections present the hardware and software architectures considered, and the abstract model of the application. Section 4 presents the design optimization problems addressed, while Section 5 proposes optimization and scheduling algorithms for solving these problems. The optimization techniques are evaluated in Section 6, where we also discuss a real-life example. The last section presents our conclusions.
We consider architectures consisting of nodes connected by a unique broadcast communication channel (see Figure 1 .a).
For the systems we are studying, we have designed a software architecture which runs on the CPU of each node. The main component of the software architecture is a real-time kernel. The real-time kernel contains three schedulers, for SCS, FPS, and EDF, organized hiei-archicaUy (Figure 1.c are scheduled with EDF. The priorities of the FPS and EDF tasks are indicated in the figure. The arrival time of these tasks is depicted with an upwards pointing arrow. Under these assumptions, Figure 1 .d presents the worst-case response times of each task. The SCS tasks, 21 and 26, will never compete for a resource because their synchronization is performed based on the schedule table. Moreover, since SCS tasks are non preemptable and their start time is offline fEed in the schedule table, they also have the highest priority (denoted with Drioritv level "0" in the figure). FPS and EDF tasks can only be executed in the 2. System Architecture 'slack i f the SCS scheduletable.
FPS and EDF tasks are scheduled based on their priorities. Thus. a higher priority task such as will interrupt a lower prioriti task such as q. Inlord& to integrate EDF tasks with FPS, we use the approach in [13] , by assuming that FPS priorities are not unique, and that a group of tasks having the same FPS priority on a processor are to be scheduled with EDF. Thus, whenever the FPS scheduler notices ready tasks that share the same priority level, it will invoke the EDF scheduler which will schedule those tasks based on their deadlines. Such a situation is present in Figure 1 .d for tasks 73 and 24 There can be several such Figure 1 . System Architecture EDF priority levels within a task set on a processor. Higher priority EDF tasks can interrupt lower priority FPS tasks (as is the case with 'c3 and 24 which preempt T~) and EDF tasks. Lower priority EDF tasks will be interrupted by both higher priority FPS and EDF tasks, and SCS tasks.
We model the bus access scheme using the Universal Communication Model [5]. The bus access is organized as consecutive cycles, each with the duration Tbw We consider that the communication cycle is partitioned into static (ST) and dynamic (DYN) phases (Figure 1.b) .
ST hases consist of time slots, and during a slot only the node associated to &at particular slot is allowed to transmt SCS mesa es. The transmission times of SCS messages are stored in a schedule tatle. Durin a DYN phase, all nodes are allowed to send messages and the conflicts %etween nodes tryin to send simultaneously are solved by an arbitration mechanism whici allows the transmission of the message wlth the highest pnority. Hence, the ET messages are organized in a prioritized ready queue. The integration of EDF messages within such a prioritybased arbitration mechanism has been detaled in [1 11. 'lT activities are triggered based on a local clock avadable in each processing node. The synchronization of local clocks throughout the system is provided by the communication protocol.
We model an application A as a set of directed, acyclic graphs G.( K, Ei) E A. A node T~ E represents the j-th task in Gi. An edge eix E hi from 2~ to Tik indicates that the output of ' T~ is the input of ~~k A task'becomes ready after all its inputs have arrived and it issues its outputs when it terminates. The communication time between tasks mapped on the same processor i s considered to be part of the task worst-case execution time and is not modeled explicitly. Communication between tasks mapped to different processors is performed by message passing over the bus. Such message passing is modeled as a communication tasks inserted on the arc connecting the sender and the receiver task.
Let Pbe the set of tasks in A. The scheduling policy to be applied to each task is given by a function 3 P+ (SCS, FPS, EDF) . The mapping of a task zij E P is given by a function M P + N, where Nis the set of nodes in the architecture.
For a task zij E P , M(q.) is the node to which zij is assigned for execution. Each task zij can potentially k mapped on several nodes. Let Nz,. c Nbe the set of nodes to which 2~ can potentially be mapped. W $ $ consider'hat for each Nk E Nz.., we know the worst-case execution time C , t of task T~ when executed on'&k We also consider that the size of the mess'ages is given (which can be directly converted into communication time on the particular bus;). Tasks and messages activated based on events also have a priority, Pn'oi. .
All tasks and messages in a task graph Gi have the same period Tij =$c which is the period of the task graph. We consider that a deadline D G~ is gven fbr each task graph Gi . In addition, tasks can have associated individual release times and deadlines. If communicating tasks are of different periods, they are combined into a merged graph capturing all tasks activations for the hyper-period (LCM of all periods).
Considering the type of applications and systems described in the previous section, several design optimization problems can be addressed. In this paper, we address problems which are characteristic to hierarchically scheduled distributed applications. In particular, we are interested in the following issues: assignment of scheduling policies to tasks; mapping of tasks to the nodes of the architecture;,
. optimzation of the access to the communication infrastructure;
scheduling of tasks and messages. The goal is to produce an implementation which meets all the timing constraints of the application.
In this paper, by scheduling policy assignment (SPA) we denote the decision whether a certain task should be scheduled with SCS, FPS or EDF. Mapping a task means assigning it to a particular hardware node.
Scheduling Policy Assignment
Very often, the SPA and mapping decisions are taken based on the experience and preferences of the designer considering aspects like the functionality implemented by the task, the hardness of the constraints, sensitivity to jitter, etc. Moreover, due to legacy constraints, the mapping and scheduling policy of certain processes might be fixed.
Thus, we denote with PsCs c Pthe subset of tasks for which the designer has assigned SCS, P F~~ c P contains tasks to which FPS is assigned, while PEDF c P contains those tasks for which the designer has decided to use the EDF scheduling policy. There are tasks, however, which do not exhibit certain particular features or requirements which obviously lead to their scheduling as SCS, FPS or EDF activities. The subset F+ = P\ (PSCS u P F~S u PEDF) of tasks could be assigned any scheduling policy. Decisions concerrung the SPA to this set of activities can lead to various trade-offs concerning, for example, the Scheduling Policy Assignment Example schedulability properties of the system, the size of the schedule tables, the utilization of resources, etc. Figure 2 shows an optimization example for the assignment of FPS and EDF policies. The application is composed of four tasks running on two nodes. Tasks zl, T~ and 23 are mapped on node N l , and have the same priority "l", while task 24 runs on N 2 Task 24 is data dependent of task 21. All tasks in the system have the same worst case-execution times (20 ms), deadlines (60 ms) and periods (80 ms). Tasks 22 and 23 are scheduled with EDF, 24 with FPS, and we have to decide the scheduling policy for ' cl , between EDF and FPS.
Ifzl is scheduled according to EDF, thus sharing the same priority level "1"
with the tasks on node Nl, then task24 misses its deadline (Figure 2 .a). Note that in the time line for node N1 in Figure 2 we depict several worst-case scenarios:
each EDF task on node N1 is depicted considering the worst-case interference from the other EDF tasks on N1. However, the situation changes if on node N1
we use FPS for T~ (i.e., changing the priority levels of and 23 from "1" to "2"). (2, retains priority "1") and the other tasks are running under EDF at a lower priority level (2, and 23 share lower priority "2"). Because in this situation there is no interference from tasks T~ and 23, the worst-case response time for task T~ decreases considerably, allowing task 24 to finish before its deadline, so that the system becomes schedulable.
Mapping and Bus Access Optimization
The designer might have already decided the mapping for a part of the tasks. For example, certain tasks, due to constraints such as having to be close to sensors/actuators, have to be physically located in aparticular hardware unit. They represent the set p P of already mapped tasks. Consequently, we denote with P* = P\ p the tasks for which the mapping has not yet been decided.
The confguration of the bus access cycle has a strong impact on the global performance of the system. The parameters of this cycle have to be optimized such that they fit the particular application and the timing requirements. Parameters to be optimized are the number of static (ST) and dynamic @YN) phases during a communication cycle, as well as the length and order of these phases. Considering the static phases, parameters to be fmed are the order, number, and length of slots assigned to the different nodes. Let us denote such a bus configuration with B.
Exact Problem Formulation
As an input we have an application A given as a set of task graphs (Section 3) and a system architecture consisting of a set N of nodes (Section 2). As introduced previously, Pscsr PFps and PEDF are the sets of tasks for which the designer has already assigned SCS, FPS or EDF scheduling policy, respectively. Also, p i s the set of already mapped tasks.
As part of our problem, we are interested to: find a SPA Sfor tasks in = P\ (P decide a ma ping for tasks in P* = 8Fp;
determine ,\us configuration & find a schedule table for the SCS tasks and priorities of FPS and EDF tasks; such that imposed deadlines are guaranteed to be satisfied.
In this paper, we will consider the assignment of scheduling policies at the same time with the mapping of tasks to processors. Moreover, to simplify the presentation we will not discuss the optimization of the communication channel. Such an optimization can be performed with the techniques we have proposed in [16] .
P~p s u PEDF);

Design Optimization Strategy
The design problem formulated in the previous section is NP-complete (the scheduling subproblem, in a simpler context, is already NP-complete [20] ). Therefore, our strategy, outlined in Figure 3 , is to divide the roblem into three steps: 1.In the first step (lines 1-3) we decide on an initial bus access configuration @ (function InitialBusAccess), and an initial policy assignment 9 several, more manageable, subproblems. Our Optimization 8 trategy has OptimizatiouStrategy(A) Step 3:B = BusAccegsOptimization (A, M, S, B) Figure 3. The General Strategy and mapping T@ (function InitialMSPA). The initial bus access configuration (line 1) is determined, for the ST slots, by assigning in order nodes to the slots (Si = Ni) and fixing the slot length to the minimal allowed value, which is equal to the length of the largest message in the application. Then, we add at the end of the TT slots an equal length single ET phase. The initial scheduling policy assignment and mapping algorithm (line 2 in Figure 3 ) maps tasks so that the amount of communication is minimized. The initial scheduling policy of tasks in is set to FPS. Once an initial mapping, scheduling policy assignment and bus configuration are obtained, the application is scheduled using the HolisticScheduling algorithm (line 3) outlined in Section 5. 
Holistic Scheduling
Once a partitioning and a mapping is decided, and a communication configuration is fixed, the tasks and messages have to be scheduled. For the SCS tasks this means building the schedule tables, while for the FPS tasks and EDF task groups, the priorities have to be determined and their schedulability has to be analyzed. The basic idea is that SCS tasks are schedulable if it is possible to build a schedule table such that the timing requirements are satisfied. For FPS and EDF tasks, the answer whether or not they are schedulable is given by a schedulability analysis. In this paper, we use a response time analysis, where the schedulability test consists of the comparison between the worst-case response time Ri. of a task zij and its deadline Dij. In order to drive the process of finding a schedulable system, which is presented in the next sections, it is not sufficient to test if the task set is schedulable or not, but we need a metric that captures the "degree of schedulability" of the application. For this purpose we use a cost function similar to the one described in [16J
The problem of finding a schedulable system has to consider two aspects: 1.When performing the schedulability analysis for the FPS and EDF tasks and messages, one has to take into consideration the interference from the statically scheduled activities in the system. 2.Among the possible correct schedules for SCS activities, it is important to build one which favours as much as possible the schedulability degree of FPS and EDF activities.
In Section 5.1.1 we present the schedulability analysis for a set of FPS and EDF tasks and messages, considering a fixed given static schedule for SCS activities. In Section 5.1.2 we present the actual holistic scheduling algorithm which constructs the static schedule and is driven by the objective of achieving a global schedulability of the system.
Response Time Analysis
In order to keep the presentation reasonably simple and given the space limitations, we present here the analysis for a restricted model in the sense that SCS tasks are communicating only through TT phases, while the communication among FPS and EDF tasks is only through ET phases. This is not an inherent limitation of our approach and the analysis we have developed and implemented supports the general model . In this section, we present our extension to this algorithm, which allows us to compute the worst case response times for the WS and EDF activities when they are interfered by the SCS activities.
In [13] , the authors have dcveloped a schedulability analysis algorithm for ET tasks running under a hierarchical FPSEDF scheduling policy. Response times for the tasks are obtained using workload equations:
-For FPS tasks, the worst case response times are influenced only by higher priority tasks, so the completion time of an activalion p of task Tab 
(2)
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In the previous equation, the third term repreknts th6bmterference from EDF tasks with the same priority, while the last term captures the interference from higher priority FPS and EDF tasks. 
b ( P ) -( P -l ) T a b + J a b -A
A similar technique is used in the more complex case of offset-based analysis. However, regardless of the analysis used, the technique has to be enhanced to take into consideration an existing static schedule, allowing us to analyze hierarchically scheduled systems that use a combination of SCS, FPS and EDF scheduling policies.
Our extension takes into consideration the interference produced by an existing static schedule when computing the worst-case response times of FPS and EDF activities scheduled using EDF-within-FPS. First we introduce the notion of ET demand associated with an FPS or EDF activity zij on a time interval t as the maximum amount of CPU time or bus time which can be demanded by higher or equal priority ET activities and by zij during the time interval t. In Figure 4 , the ET demand of the task zi during the busy window t is denoted with Hij(t), and it is the sum of worst case execution times for task zij and two other higher priority tasks zd and zCd During the same interval t, we define the availability as the processing time which is not used by statically scheduled activities. In Figure 4 , the CPU availability for the analyzed interval is obtained by substracting from t the amount of processing time needed for the SCS activities.
During a busy window t, the ET demand Hij associated with the task under analysis ztij is equal with the length of the busy window which would result when considering only ET activity on the system: H i i ( f ) = W i j ( t ) .
(6)
During a time interval t, the availability AG associated with task ZY is: The discussion above is, in principle, valid for both types of ET tasks (i.e., FPS and EDF tasks) and messages. However, there exist two important differences. First, messages do not preempt each other, therefore, in the demand equation the blocking term will be non-zero, equal with the largest transmission time of any ET message. Second, the availability for a message is computed by substracting from t the length of the ST slots which appear during the considered interval; moreover, because an ET message will not be sent unless there is enough time before the current dynamic phase ends, the availability is further decreased with C, for each dynamic phase in the busy window (where C, is the transmission time of the longest ET message).
Our schedulability analysis algorithm determines the length of a busy window wi.for FPS and EDF tasks and messages by identifying the appropriate size of wQdr which the ET demand is satisfied by the availability: H i (wh) 2 Aljcw~).
This procedure for the calculation of the busy window is included in the iterative process for calculation of response times presented in Section 5.1.2. It is important to notice that this process includes both tasks and messages and, thus, the resulted response times of the FPS and EDF tasks are computed by taking into consideration the delay induced by the bus communication.
Static Scheduling
As mentioned in the beginning of Section 5.1, building the static cyclic schedule for the SCS activities in the system has to be performed in such a way that the interference imposed on the FPS and EDF activities is minimum. The holistic scheduling algorithm is presented in Figure 6 . For the construction of the schedule table with start times for SCS tasks and messages, we adopted a list scheduling-based algorithm [4] which iteratively selects tasks and schedules them appropriately A ready list contains all SCS tasks and messages which are ready to be scheduled (they have no predecessors or all their predecessors have been scheduled). From the ready list, tasks and messages are extracted one by one ( Figure 6 , line 2) to be scheduled on the processor they are mapped to, or into a static bus-slot associated to that processor on which the sender of the message is executed, respectively. The priority function which is used to select among ready tasks and messages is a critical path metric, modified for the particular goal of scheduling tasks mapped on distributed systems. Let us consider a particular task zg selected from the ready list to be scheduled. We consider that ASAPij is.the earliest time moment which satisfies the condition that all preceding actwihes (tasks or messages) of T~ are finished and processor M(zd is free. The moment A U P g is the latest time when TQ can be scheduled. With only the SCS tasks in the system, the straightforward solution would be to schedule zQ at A S A P~ In our case, however, such a solution could have negative effects on the schedulability of FPS and EDF tasks. What we have to do is to place task ' cClj in such a position inside the interval [ A S A P Z j , W C l j ] so that the chance to finally get a globally schedulable system is maxmized.
In order to consider only a limited number of possible positions for the start time of a SCS task zij. we take into account the information obtained from the schedulability analysis described in Section 5.1.1, which allows us to compute the response times of ET (i.e., FPS and EDF) tasks. We started from the observation that statically scheduling a SCS task zClj so that the length of busy-period of an ET activity is not modified will consequently lead to unchanged worstcase response time for that ET task. This can be achieved by providing for enough available processing time between statically scheduled tasks so that the busy period of the ET task does not increase. For example, in Figure 5 .a we can see how statically scheduling two SCS tasks z1 and 9 influences the busy penod w3 of a FPS (or EDF) task 5. Figure 5 .a1, presents the system with only z1 scheduled, situation for which the busy-period w is computed. The technique presented in Figure 5 .a takes care only of the first aspect, while ignoring the second. One may notice. that scheduling a SCS task later increases the probability that we will not be able to find feasible start times for that particular task or for the SCS tasks which depend on T, and are not scheduled yet (for example, in Figure 5 .b1, task 22 misses its deadline and the resulted schedule is not valid). We reduce such a risk by employing the technique presented in Figure 5 .b2-b3, where we first schedule the second task so that we maximize the continuous slack between the jobs of tasks 21 and '9; for this reason, we place z2 in the middle of the slack between the last SCS task in the first period of the static schedule (the fist job of task TI), and the first task scheduled in the second period (the second job of task 21). In such a situation, the maximum busy period w , , of the ET tasks may increase due to interference from task z2 The scheduling algorithm is presented in Figure 6 . If the selected SCS activity extracted from the reudy-list is a task zk then the task is first scheduled in the middle of the slack at the end of the penod Tss of the static schedule (line 10). In order to determine the response times of the ET activities and the maximum busy period wm,in the resulted system, the scheduled application is analyzed using the techmque in Section 5.1.1 (line 11). The value obtained for ww is then used for determining how early the task zQ can be scheduled without increasing the response times of the ET tasks (line 12). When scheduling a ST message extracted from the ready list, we place it into the first bus-slot associated with the sender node in which there is sufficient space available (line 6). If all SCS tasks and messages have been scheduled and the schedulability analysis for the ET tasks indicates that all ET activities meet their deadlines, then the global system scheduling has succeeded.
Mapping & Scheduling Policy Assignment Heuristic
In Step 2 of our optimization strategy (Figure 3) , the following design transformations are performed with the goal to produce a schedulable system implementation:
change the scheduling policy of a task; change the mappin & ? a task; change the priorityqevel of a FPS of EDF task.
Our optimization algorithm is presented in Figure7 and it implements a greedy approach in whizh every task in the system& iteratively mapped on each node (line 4) and assigned to each scheduling policy (line 8), under the constraints imposed by the designer. The next step involves adjustments to the bus access cycle (line lo), which are needed for the case when the bus cycle configuration cannot handle the minimum requirements of the current internode Such adjustments are mainly based on enlargement of the static slots or dynamic phases in the bus cycle, and are required in the case the bus has to support larger messages than before. New messages may appear on the bus due to, for example, remapping of tasks. For more details on the subject of bus access optimization and adjustment, the reader is referred to [16] .
Before the system is analyzed for its timing properties, our heuristic also tries to optimize the priority assignment of tasks running under FPS (line 11). The state of the art approach for such a task is the HOPA algorithm for assigning priority levels to tasks in multiprocessor systems [S] . However, due to the fact that HOPA is computationally expensive to be run inside such a design optimization loop, we use a scaled down greedy algorithm, in which we drastically reduce the number of iterations needed for determining an optimized priority assignment.
Finally, the resulted system configuration is analyzed (line 15) using the scheduling and schedulability analysis algorithm presented in Section 5.1. The resulted cost function will decide whether the current configuration is better than the current best one (lines 16-19) . Moreover, if all activities meet their deadlines (15, < 0), the optimization heuristic stops the exploration process and returns the current best-so-far configuration (lines 20-22).
For the evaluation of our design optimization heuristic we have used synthetic applications as well as a real-life example consisting of a vehicle cruise controller. Thus, we have randomly generated applications of 40,60, SO and 100 tasks on systems with 4 processors. 56 applications were generated for each dimension, thus a total of 224 applications were used for experimental evaluation. An equal number of applications with processor utilizations of 20%, 40%, 60% and 80% were generated for each application dimension. All experiments were run on an AMD AthlonXP 2400+ processor, with 512 MB RAM.
We were frst interested to determine the quality of our design optimization approach for hierarchically scheduled systems, the MSPAHeuristic (MSPA); see Figure 7 . We have compared the percentage of schedulable implementations found by MSPA with the number of schedulable solutions obtained by the InitialMSPA algorithm described in Figure 5 (line 2), which derives a straightforward system implementation, denoted with SF. The results are depicted in Figure 8 .a. We can see that our MSPA heuristic (the black bars) performs very well, and finds a number of schedulable systems that is considerably and consistently higher than the number of schedulable systems obtained with the SF approach (the white bars). On average, MSPA finds 44.5% more schedulable solutions than SF.
Second, we were interested to determine the impact of the scheduling policy assignment (SPA) decisions on the number of schedulable applications obtained. Thus, for the same applications, we considered that the task mapping is fixed by the SF approach, and only the SPA is optimized. Figure 8 .a presents this approach, labelled "MSPA/No mapping", corresponding to the gray bars.
We can see that most of the improvement over the SF approach is obtained by carefully optimizing the SPA in our MSPA heuristic.
We were also interested to find out what is the impact of the processor utilization of an application on the quality of the implementations produced our optimization heuristic. Figure 8 .b presents the percentage of schedulable solutions found by MSPA and SF as we ranged the utilization from 20% to 80%. We can see that SF degrades very quickly with the increased utilization, with under 10% schedulable solutions for applications with 40% utilization and without finding any schedulable solution for applications with 80% utilization, while MSPA is able to find a significant number of schedulable solutions even for high processor utilizations.
Experimental Results
Considering the complex optimization steps performed, our design optimization heuristic produces good quality results in a reasonable amount of time. For example, the heuristic will finish on average in less than 500 seconds for applications with SO tasks that were found schedulable.
Finally, we considered a real-life example implementing a vehicle cruise controller (CC). The process graph that models the CC has 32 processes, and is described in [15] . The CC was mapped on an architecture consisting of three nodes: Electronic Throttle Module (ETM), Anti-lock Breaking System (ABS) and Transmission Control Module (TCM). We have considered a deadline of 250 ms. In this setting, SF failed to produce a schedulable implementation. Our design optimization heuristic MSPA was considered first such that the mapping is fixed by SF, and we only allowed reassigning of scheduling policies. After 29.5 seconds, the best scheduling policy allocation which was found still resulted in an unschedulable system, but with a "degree of schedulability" three times higher than obtained by SF. When mapping was allowed, and a schedulable system was found after 28.49 seconds.
In this paper we have addressed the analysis and optimization of hierarchically scheduled heterogeneous real-time systems. Several scheduling policies are used for tasks, such as static cyclic scheduling, fixed-priority preemptive scheduling and earliest deadline first, organized as a hierarchy.
Messages are transmitted using the Universal Communication Model that combines both time-triggered and event-triggered slots.
We have proposed a holistic scheduling analysis that is able to handle the hierarchical scheduling policies. As our main contribution we have proposed a design optimization heuristic for the assignment of scheduling policies to tasks, the mapping of tasks to hardware components, and the scheduling of the activities such that the timing constraints of the application are guaranteed.
As our experiments have shown, our heuristic is able to find schedulable implementations under limited resources, achieving an efficient utilization of the system.
Conclusions
